Cadence authors describe reusing a digital UVM environment for mixed-signal SerDes verification

A Cadence-authored paper reports reusing a digital UVM environment for mixed-signal verification of a Type-C USB and SerDes design. It describes analog-parameter agents, scoreboards and checkers, and added functional coverage and verification-plan content; the evidence documents a vendor-authored methodology rather than customer adoption.