onsemi

Last researched 2026-10-153 indexed events

Public events shown here describe observable source material, not total internal activity.

2026

JavaScript is required for Timeline filtering. Every Event remains available in the chronological Events view.

Sep 30, 2026

onsemi seeks leadership for analog design agents, architecture exploration and agent qualification

onsemi advertised Senior Director, AI NPD Platforms & Engineering Intelligence role 2506790 to define and govern agentic-AI semiconductor development. Duties include analog and verification agents, AI-enabled circuit design and architecture exploration, and an approved agent library with qualification, validation, versioning, release and human-review processes. The role spans additional disciplines, but circuit/architecture and verification work provide the qualifying scope. It is a development and governance hiring mandate, not evidence that the proposed platform or productivity gains have been delivered.

Aug 20, 2026

onsemi seeks product-level AMS ownership and methodology development for power-management ICs

onsemi posted a Principal AMS Verification Engineer role for new power-management products including DC-DC PMIC and point-of-load devices, multiphase controllers, DrMOS, AC-DC converters, LED and SiC drivers, switches, and eFuses. The role covers complete product verification ownership, behavioral-model requirements, SystemVerilog real, Verilog-AMS and Verilog-A models, configurable testbenches, checkers and coverage, and work in the methodology team to streamline AMS development and integration flows. This is a hiring mandate, not a claim that the methods are deployed across every product.

May 19, 2026

onsemi Treo role calls for reusable digital-on-top verification of analog power and clock IP

onsemi posted a Mixed-Signal Verification Engineer role for analog IP integrated into digital-on-top SoCs on its 65 nm Treo BCD platform. The position owns SystemVerilog and UVM testbenches, real-number and Verilog-A/AMS behavioral models for PLLs, LDOs, DC-DC converters, and oscillators, executable plans, assertions, coverage and checkers, regression debug, and model-validation strategies. This is evidence of a public hiring mandate, not proof of completed verification outcomes. A Spring 2027 internship listing dated September 29 describes possible assignments in Treo digital-on-top verification, assertions, coverage, behavioral models and exploration of AI-assisted design.