Renesas

Last researched 2026-10-1516 indexed events

Public events shown here describe observable source material, not total internal activity.

20262025202420232020–2011

Texas Instruments

JavaScript is required for Timeline filtering. Every Event remains available in the chronological Events view.

Aug 19, 2026

Renesas posts senior verification roles for automotive PMIC RNM/AMS environments

Renesas posted related Senior Principal roles for Automotive PMIC verification, covering RNM/AMS model integration, RTL-to-GLS correlation, PVT analysis, switched-mode regulators/LDOs, cross-team handoffs and methodology leadership. The Chandler role also assigns evaluation of emerging verification technologies and AI-based solutions. A related Staff description requires PMIC RNM/AMS environment architecture and Verilog/SystemVerilog proficiency. These grouped requirements include exploratory AI evaluation, not proof of AI-generated models, deployed tools or measured benefits; the original August 19 Event date is retained.

Jun 16, 2026

Renesas posts an architect role to define cross-domain verification for digital power products

Renesas posted a Mixed Signal Verification Architect role to define scalable verification and validation for digital power products used in AI, datacenter, and high-performance computing applications. The mandate connects requirements, behavioral models, RTL, AMS simulation, emulation, bench validation, and silicon through measurable criteria, coverage expectations, correlation methods, automation, and reusable evidence.

Apr 16, 2026

Renesas lists AMS/DMS verification roles spanning power ICs, reusable models, UVM and correlation

Renesas listed PMIC verification roles for battery chargers, switching regulators and analog power IP. The descriptions cover chip-level AMS and full-chip DMS, SystemVerilog RNM and Verilog-AMS models integrated with RTL and UVM, model correlation to specifications and schematics, coverage closure, sign-off and silicon bench correlation. A later Kodaira staff listing assigns reusable UVM environments, assertions, checkers and coverage, and requests RNM/Verilog-AMS modeling experience for bias networks, regulators, bandgaps, amplifiers, comparators, converters and other mixed-signal blocks. Its requisition carries August 27, while its page's JobPosting datePosted is September 17; it does not establish an August public-posting date.

Feb 9, 2026

Renesas DDR5 internship assigns analog/digital verification and UVM-based simulation infrastructure

A Renesas requisition dated February 9 advertised a Summer 2026 Design Verification Intern role in Morrisville for DDR5 IC development. The student works with analog and digital designers on simulation verification and silicon debugging, develops infrastructure using Verilog, SystemVerilog, UVM, Python and Perl, and maintains verification environments and self-testing testbenches. The advertised work period was May 26 through August 14; this Event uses the date embedded in official requisition 20025372 rather than the internship start date. The official page now marks the vacancy expired.

Jul 1, 2025

Renesas engineer presents a concrete UVM-MS DAC verification component

At Verification Futures UK 2025, Renesas engineer Steve Holloway presented a concrete example of creating a DAC verification component using the new UVM-MS methodology. The published session description identifies the verification-component architecture and code snippets as key content. This is a public UVM-MS implementation example from a Renesas engineer, not evidence of company-wide or product-wide deployment.

Jun 20, 2025

Renesas role combines top-down AMS verification with CAD and flow automation for full-custom ASICs

Renesas posted a senior staff AMS verification role to support top-down design and full-custom ASIC verification. The position covers Verilog-AMS and SystemVerilog behavioral models, real-number modeling, self-checking mixed-signal simulation, verification planning and regressions, chip-level integration, and Python and Cadence SKILL automation for project and verification flows. This is evidence of a public hiring mandate, not proof that every listed method was deployed across Renesas.

Feb 4, 2025

Accellera releases UVM-MS 1.0 with participation from seven tracked companies

On February 4, 2025, Accellera released UVM-MS 1.0, defining mixed-signal bridge and proxy components for driving and monitoring mixed-signal nets. The standard's participant list names active contributors from Cadence, Intel, Siemens EDA, Synopsys, NXP, Qualcomm, and Renesas; participation in the standard does not by itself establish deployment at those companies.

Mar 4, 2024

Accellera releases Verilog-AMS 2023 under working-group chair Peter Grove of Renesas

Accellera approved Verilog-AMS 2023 for release on March 4, 2024. The update enhances analog constructs and adds compiler directives intended to support UVM-MS. Peter Grove of Renesas chaired the working group, and the standard's participant list names contributors affiliated with Analog Devices, Cadence, NXP, Qualcomm, Renesas, Siemens EDA, Synopsys, and Texas Instruments. Participation does not by itself establish company deployment.

Nov 15, 2023

Renesas presents SystemVerilog UDN RNM techniques for power and switched-capacitor models

Two Renesas-authored papers presented in one DVCon Europe session report SystemVerilog UDN techniques for real-number modeling. One says Renesas had used Voltage-Current-Resistance UDNs for current-limited LDOs, smart chargers, and DCDC converters, then introduces a Voltage-Charge-Capacitance form for a switched-capacitor crystal oscillator and reports a 90,000x simulation-speed boost benefiting block design and chip-level integration verification. The companion paper models an LDO with current limiting and load capacitance using a self-triggering VIR-UDN mechanism and reports 84x fewer events for similar behavior, or about 778x at a coarser voltage step.

Jun 22, 2023

Renesas engineers present an MS Bridge submission to the Accellera UVM-AMS Working Group

At Verification Futures UK 2023, Renesas engineers Peter Grove and Steven Holloway presented a submission to the Accellera UVM-AMS Working Group showing how an MS Bridge module could apply UVM to both AMS and DMS verification. The presentation covered simulator initialization and synchronization, stimulus and monitoring differences, a known limitation and possible solutions, and application to a mixed-signal block. The speakers said the presentation and example code had been shared with the EDA community to feed into a working-group white paper and cautioned that the implementation was not final before an official UVM-AMS release.

2023

Renesas authors report automated model-versus-schematic testbenches across four PLL abstractions

A Renesas-authored paper compares AMS, open-loop RNM, closed-loop RNM without EEnet, and closed-loop RNM with EEnet representations of a PLL. It reports generating model testbenches from spreadsheet and symbol data with SKILL, a two-DUT mode for model-versus-schematic or model-versus-model comparison, and SystemVerilog stimulus and checkers alongside a Verilog-AMS hardware module.

2020

Dialog Semiconductor author reports production chip-level analog regressions

A 2020 CadenceLIVE paper by Dialog Semiconductor's Yi Wang describes a programmable Verilog-AMS testbench with SystemVerilog Assertions and an asynchronous state machine for chip-level analog regressions. The paper reports more than 30 scenarios and 156 runs completing in 9.5 hours for daily signoff; Cadence's conference repository says the simulated results were subsequently supported by silicon measurements.

2020

Dialog Semiconductor and Cadence report a unified RTL, DMS, and AMS testbench flow

At CadenceLIVE Europe 2020, Dialog Semiconductor's Peter Grove described work with Cadence R&D on a unified testbench and an LRM-compliant SystemVerilog netlister spanning RTL, digital mixed-signal, and analog/mixed-signal simulation. This is a dated Dialog Semiconductor record and does not imply methodology transfer to Grove's later affiliations.

Oct 20, 2016

Dialog Semiconductor author presents a model-validation process for chip-level mixed-signal verification

Dialog Semiconductor's Carsten Wegener, listed with PMIC Analog in Germering, presents a model-validation process for analog behavioral models used in event-driven chip-level mixed-signal verification. The paper argues that modeling requires an associated validation process and demonstrates the approach on a mixed-signal digital I/O buffer treated as a 1-bit DAC and ADC, using post-handoff model bugs and issues as one measure of model quality.

Dec 2, 2014

An ITU seminar identifies Selcuk Talay as Dialog Semiconductor's AMS top-level design and verification lead

An Istanbul Technical University seminar listing dated December 2, 2014 identifies Selcuk Talay of Dialog Semiconductor as AMS Toplevel Design and Verification Lead. The record establishes his publicly identified role at that time; it does not establish when the role began.

Apr 2011 – Nov 2014

Tomokatsu Mizukusa's profile describes whole-chip Wreal and UVM-AMS verification work at Renesas

Tomokatsu Mizukusa's public professional profile describes his 2011–2014 Renesas role as developing EDA and design methodology for mixed-signal and analog systems. It specifically reports MCU and SoC whole-chip mixed-signal functional and connectivity verification using Verilog Wreal, along with SystemVerilog discrete-real modeling and UVM-AMS.